Digital Design Implementing 8085

All op codes are not represented / implemented in this design however adding them should be very straight forward. This digital design utilizes a bus in order to achieve high efficiency and throughput.  The design is scaled back a bit and uses less registers than the actual 8085.  This can be easily modified though.  Additional op-codes can also be added. Included in this post is are the .src (source) .fmt (format/debug) files. Note that the ‘cpu’ is reading op codes from memory not a .in file!

Click here for the full post including SLSL code.

- COMP-E

This entry was posted in Verilog, comp-e, forum and tagged , , , , . Bookmark the permalink.

2 Responses to Digital Design Implementing 8085

  1. amit das says:

    hi!!!

Leave a Reply

Your email address will not be published. Required fields are marked *

*


*

You may use these HTML tags and attributes: <a href="" title=""> <abbr title=""> <acronym title=""> <b> <blockquote cite=""> <cite> <code> <del datetime=""> <em> <i> <q cite=""> <strike> <strong>